# A Novel Digital Etch Technique for Deeply Scaled III-V MOSFETs

Jianqiang Lin, *Student Member, IEEE*, Xin Zhao, *Student Member, IEEE*, Dimitri A. Antoniadis, *Life Fellow, IEEE*, and Jesus A. del Alamo, *Fellow, IEEE* 

Abstract-We demonstrate a new digital etch technique for controllably thinning III-V semiconductor heterostructures with sub-1-nm resolution. This is a two-step process consisting of lowpower O<sub>2</sub> plasma oxidation, followed by diluted H<sub>2</sub>SO<sub>4</sub> rinse for selective oxide removal. This approach can etch a combination of InP, InGaAs, and InAlAs in a precise and nonselective manner. We have also developed a method to determine the etch rate per cycle, and to control the etch depth in actual device structures. For InP, the etch rate is ~0.9 nm/cycle. We illustrate the new process by fabricating  $L_g = 60$ -nm selfaligned buried-channel InGaAs MOSFETs. These devices feature a composite gate dielectric consisting of 1-nm InP and 2-nm HfO2 for an overall sub-1-nm effective oxide thickness. A typical device shows a peak transconductance of 1.53 mS/ $\mu$ m (V<sub>ds</sub> = 0.5 V), subthreshold swing of 89 mV/decade, and 102 mV/decade at V<sub>ds</sub> = 0.05 and 0.5 V, respectively, and ON current of 326  $\mu$ A/ $\mu$ m at  $I_{\rm OFF} = 100 \text{ nA}/\mu \text{m}$  and  $V_{\rm dd} = 0.5 \text{ V}$ .

*Index Terms*—Digital etch, InGaAs, quantum-well devices, MOSFETs, buried-channel, self-alignment.

## I. INTRODUCTION

InAs-RICH InGaAs exhibits outstanding electron transport properties and is a promising channel material for future CMOS applications [1]. Significant progress has recently taken place on InGaAs MOSFET research [2]–[6]. Future CMOS requires ultra-scaled III-V device architectures such as thin-body planar, Nanowire or Trigate MOSFETs. To realize these structures, common wet etch techniques cannot be used. A method to precisely etch III-Vs heterostructures containing InP, InGaAs and InAlAs is highly desirable.

Digital etch techniques have been proposed to etch Silicon and III-Vs [7]–[13]. In this approach, the two elemental components of etching, oxidation and oxide removal, are applied separately. For III-Vs, a typical oxidation agent is an  $H_2O_2$  solution while the native oxide is stripped by acids [9], [10]. This scheme can result in chemical cross contamination that leads to poor process repeatability. Recently, UV ozone was used for oxidation of InGaAs surface-channel devices, followed by oxide removal by HCl [11]. This addresses

The authors are with the Microsystems Technology Laboratories, Massachusetts Institute of Technology, Cambridge, MA 02139 USA (e-mail: linjq@mit.edu).

Color versions of one or more of the figures in this letter are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/LED.2014.2305668



Fig. 1. Illustration of InP digital etch rate calibration (see text).

the cross contamination issue. This approach has only been demonstrated with InGaAs.

In this letter, we demonstrate a new digital etch process that allows the precise non-selective etching of InAlAs, InGaAs, and InP layer structures with sub-1 nm precision. We also introduce a method to determine the etch rate and etch depth. We show that the resulting surface is smooth and can be used directly for high-quality insulator-channel interface formation in InGaAs MOS applications. We demonstrate state-of-theart self-aligned InGaAs QW-MOSFETs fabricated by this technique.

## **II. EXPERIMENT**

Our digital etch approach consists of native III-V oxide formation through exposure to low power oxygen plasma in a commercial asher system. This is followed by oxide removal in diluted  $H_2SO_4$  ( $H_2SO_4$ : $H_2O=1:1$ ) for 30 s at room temperature followed by DI rinse. By repeating these two steps, the semiconductor can be thinned down in a controlled manner.

Fig. 1 illustrates our approach to calibrating the etch rate of the thin InP barrier in the gate recess region of a buriedchannel MOSFET. First [Fig. 1(a)], the top InGaAs cap is removed by well-established selective wet etching, leaving a gate recess opening (for tight lateral control, dry etching can also be used [13]). Following this, multiple cycles of digital etch are performed [Fig. 1(b) and (c)]. To calibrate the etch rate, one needs to know when the InP barrier is breached. For this, after a given number of cycles we cleave a small portion of the sample and dip it in H<sub>2</sub>O<sub>2</sub>:H<sub>3</sub>PO<sub>4</sub>:H<sub>2</sub>O (1:1:25) for 30 s. In our calibrations, this solution etches InGaAs over InP with a selectivity of at least 100 to 1. If even a small amount of InP (>0.5 nm) is left [Fig. 1(c)], this etchant only removes the InGaAs cap and the sample appears almost perfectly flat under an optical microscope [Fig. 1(d)]. On the other hand, if the InP barrier has been breached, the H<sub>3</sub>PO<sub>4</sub> solution produces readily visible trenches in the underlying InGaAs layer [Fig. 1(e)]. If the thickness of the InP layer is

0741-3106 © 2014 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications\_standards/publications/rights/index.html for more information.

Manuscript received January 6, 2014; revised February 6, 2014; accepted February 7, 2014. Date of publication February 17, 2014; date of current version March 20, 2014. This work was supported in part by FCRP-MSD, in part by Intel Corporation, in part by NSF under Award 0939514, and in part by Massachusetts Institute of Technology SMART Programs. The review of this letter was arranged by Editor M. Passlack.



Fig. 2. (a) Etch rate per cycle of digital etch as a function of oxidation time under O2 plasma, and fitting with Lukeš' model [14]. (b) Surface profile after: (b1) cap wet etch, and (b2) four additional cycles of digital etch surface, where  $\sim$ 4 nm of InP have been removed.

known (from MBE calibrations or TEM), the etch rate can be determined.

Fig. 2(a) shows measured InP digital etch rate per cycle as a function of oxygen exposure time. The InP etch rate increases for the first 150 s of oxidation time but it then saturates to a rate of about 0.9 nm/cycle. Here we assume that the native oxide is completely removed in every cycle and therefore the etch rate is directly proportional to the oxide thickness. The saturation behavior in Fig. 2(a) reflects the self-limiting nature of the oxidation process; once the oxide thickness is thick enough, the diffusion rate of oxidizing species is sharply curtailed. The data between 50 to 500 s follows Lukeš' rate law for GaAs oxidation [14]:  $d=A+B \cdot log(t+t_0)$  with fitting parameters A = 0 nm, B = 0.44 nm/dec and  $t_o = -37$  s. The negative  $t_0$  value reflects the incubation time of the O<sub>2</sub> plasma oxidation process. Because of this, the fitting applies for  $t + t_o > 0$ .

The error bars in the etch rate data shown in Fig. 2(a) come from two sources of uncertainty. First, the discrete nature of digital etch cannot resolve fractions of an etch cycle. Using a thicker InP layer for calibration can reduce this error. Second, non-uniformities in the etch rate (especially for low oxidation rates) or in the initial layer thickness can result in the sample not clearing entirely and uniformly within the same etch cycle. However, the uncertainty of etch rate is not a significant problem when it comes to precise etching of a given structure as we show below. We can still control the etch depth down to sub-1 nm without knowing precisely the etch rate.

MOSFET applications require a high-quality semiconductor surface prior to high-k deposition. Fig. 2 also shows AFM surface scans (b1) after InGaAs cap wet etch, and (b2) after four additional cycles of digital etch. Only very subtle roughening of the surface after digital etch is observed, from an RMS roughness of 0.12 nm to 0.14 nm.

Usually the cap in a recessed-gate III-V FET heterostructure includes multiple layers of various semiconductors, such as InP and InAlAs [6], [13]. When those layers need to be recessed, even if the etch rate for those materials might be different, the method depicted in Fig. 1 can be used to determine the number of cycles "N" that it takes to etch all layers and breach through the final InP barrier regardless of the composition and etch rate of those layers. As a result, when using "N - 1" cycles, the device will be left with less than 1 nm of InP above the channel.

We have used the InP-terminated digital etch to fabricate buried-channel self-aligned InGaAs MOSFETs with a scaled



Fig. 3. High resolution TEM cross-sections of QW-MOSFET with  $\sim 1$  nm InP barrier. (a) Intrinsic gate region. (b) Extrinsic ledge region that connects the source/drain to the gate edge.

down barrier. More details of the device and process design are given in [6]. Above the channel and from the top down, our heterostructure contains a heavily-doped InGaAs cap followed by a composite  $n^+$ -InP/ $n^+$ -InAlAs/i-InP (3/3/3 nm) ledge designed to provide low-resistance access to the intrinsic device. The original thickness of the i-InP etch stop layer is 3 nm. This complex layer structure must be precisely etched to leave about 1 nm i-InP above the channel. We accomplish this through a combination of wet etch to remove the InGaAs cap above the  $n^+$ -InP, followed by 5 cycles of digital etch with the O<sub>2</sub> plasma oxidation lasting 150 s and the oxide removal taking 30 s in H<sub>2</sub>SO<sub>4</sub>. Immediately after the last cycle of digital etch and DI rinse, 2 nm of HfO<sub>2</sub> is ALD deposited directly on top of the InP barrier. The total EOT of 1 nm InP plus 2 nm HfO<sub>2</sub> is 0.8 nm.

Fig. 3 shows high-resolution TEM cross sections of the MOSFET structure after the gate is fully formed. A thin InP native oxide layer is visible below the  $HfO_2$  dielectric [Fig. 3(a)]. Fig. 3(b) shows the extrinsic access region that connects the source/drain contact structure to the gate edge. The rounded-edge profile of the cap results from the isotropic nature of both, the cap wet etch and the digital etch.

#### **III. RESULTS AND DISCUSSION**

Fig. 4(a) shows the output characteristics of a 60 nm gate length MOSFET fabricated by this process. The device exhibits sharp saturation and good turn off. Ron is 485  $\Omega \cdot \mu m$ at the highest  $V_{gs}$ - $V_t$  of 0.6 V. The transfer and transconductance characteristics are shown in Fig. 4(b). The peak transconductance at  $V_{ds} = 0.5$  V is 1.53 mS/ $\mu$ m with the transfer curves showing negligible hysteresis. The subthreshold and gate current characteristics are shown in Fig. 4(c). A subthreshold swing of 89 mV/dec is obtained at  $V_{ds} = 0.05$  V, and 102 mV/dec at 0.5 V. This is one of the lowest subthreshold swings ever reported in this gate length dimension ( $L_g \leq 60$  nm) for planar III-V MOSFETs [6]. Drain induced barrier lowering (DIBL) is 156 mV/V. The gate leakage current is very low (I<sub>g</sub> < 1 × 10<sup>-8</sup> A/ $\mu$ m). The device combines excellent current drive and control of short-channel effects. At  $I_{off} = 100 \text{ nA}/\mu\text{m}$  and  $V_{dd} = 0.5 \text{ V}$ , it delivers an ON current of 326  $\mu$ A/ $\mu$ m. This is the second highest



Fig. 4. Performance of a  $L_g = 60$  nm QW-MOSFET fabricated by the proposed digital etch technique. (a) Output characteristics. (b) Transfer and transconductance characteristics. (c) Subthreshold and gate leakage current characteristics.

value demonstrated in any III-V MOSFETs for  $L_g \leq 60$  nm [2]–[6], [11]–[13]. A higher value has been recently demonstrated by using a combination of cap RIE etch and the digital etch presented here. This allows for further EOT scaling and an optimized access region with low  $R_{sd}$  [13].

Long channel ( $L_g = 20 \ \mu m$ ) transistors with identical gate stack and channel configuration have also been fabricated using the same digital etch technique. A very high channel electron mobility of 4650 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup> at N<sub>s</sub> = 4 × 10<sup>12</sup> cm<sup>-2</sup> has been extracted by the split-CV method.

# IV. CONCLUSION

In summary, we introduce a new digital etch process for the precise etching of III-V heterostructures and a calibration method. We demonstrate the new techniques by fabricating short-channel and long-channel self-aligned InGaAs QW-MOSFETs. The high drive current, low leakage, negligible hysteresis, steep subthreshold swing and high mobility of those MOSFETs indicate the superior gate stack quality that results from our digital etch fabrication process that exposes a fresh InP surface right before gate oxide ALD.

# ACKNOWLEDGMENT

Device fabrication was carried out at the Microsystems Technology Laboratories and SEBL of MIT.

#### REFERENCES

- J. A. del Alamo, D. Antoniadis, A. Guo, *et al.*, "InGaAs MOSFETs for CMOS: Recent advances in process technology," in *IEDM Tech. Dig.*, 2013, pp. 24–27.
- [2] M. Radosavljevic, B. Chu-Kung, S. Corcoran, et al., "Advanced high-K gate dielectric for high-performance short-channel In<sub>0.7</sub>Ga<sub>0.3</sub>As quantum well field effect transistors on silicon substrate for low power logic applications," in *Proc. IEEE IEDM*, Dec. 2009, pp. 319–322.

- [3] M. Radosavljevic, G. Dewey, J. M. Fastenau, *et al.*, "Non-planar, multi-gate InGaAs quantum well field effect transistors with high-K gate dielectric and ultra-scaled gate-to-drain/gate-to-source separation for low power logic applications," in *Proc. IEEE IEDM*, Dec. 2010, pp. 126–129.
- [4] R. Terao, T. Kanazawa, S. Ikeda, et al., "InP/InGaAs composite metaloxide-semiconductor field-effect transistors with regrown source and Al<sub>2</sub>O<sub>3</sub> gate dielectric exhibiting maximum drain current exceeding 1.3 mA/μm," Appl. Phys. Exp., vol. 4, no. 5, pp. 054201-1–054201-3, 2011.
- [5] D.-H. Kim, P. Hundal, A. Papavasiliou, *et al.*, "E-mode planar Lg = 35 nm In<sub>0.7</sub>Ga<sub>0.3</sub>As MOSFETs with InP/Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub> (EOT = 0.8 nm) composite insulator," in *Proc. IEEE IEDM*, Dec. 2012, pp. 761–764.
- [6] J. Lin, D. A. Antoniadis, and J. A. del Alamo, "Sub-30 nm InAs quantum-well MOSFETs with self-aligned metal contacts and Sub-1 nm EOT HfO<sub>2</sub> insulator," in *Proc. IEEE IEDM*, Dec. 2012, pp. 757–760.
- [7] S. D. Athavalea and D. J. Economoub, "Realization of atomic layer etching of silicon," J. Vac. Sci., Technol. B, vol. 14, no. 6, pp. 3702–3805, 1996.
- [8] K. K. Ko and S. W. Pang, "Controllable layer-by-layer etching of III-V compound semiconductors with an electron cyclotron resonance source," *J. Vac. Sci. Technol. B*, vol. 11, no. 6, pp. 2275–2279, 1993.
- [9] G. C. DeSalvo, C. A. Bozada, J. L. Ebel, *et al.*, "Wet chemical digital etching of GaAs at room temperature," *J. Electrochem. Soc.*, vol. 143, no. 11, pp. 3652–3656, 1996.
- [10] A. Alian, C. Merckling, G. Brammertz, et al., "InGaAs MOS transistors fabricated through a digital-etch gate-recess process and the influence of forming gas anneal on their electrical behavior," ECS J. Solid State Sci. Technol., vol. 1, no. 6, pp. 310–314, 2012.
- [11] S. Lee, C.-Y. Huang, A. D. Carter, *et al.*, "Record extrinsic transconductance (2.45 mS/μm at VDS = 0.5 V) InAs/In<sub>0.53</sub>Ga<sub>0.47</sub>As channel MOSFETs using MOCVD source-drain regrowth," in *Proc. VLSI Symp.*, Jun. 2013, pp. T246–T247.
- [12] S. Lee, H. Cheng-Ying, D. Cohen-Elias, *et al.*, "High performance raised source/drain InAs/ In<sub>0.53</sub>Ga<sub>0.47</sub>As channel metal-oxide-semiconductor field-effect-transistors with reduced leakage using a vertical spacer," *Appl. Phys. Lett.*, vol. 103, no. 3, pp. 233503-1–233503-4, 2013.
- [13] J. Lin, X. Zhao, T. Yu, *et al.*, "A new self-aligned quantum-well MOSFET architecture fabricated by a scalable tight pitch process," in *Proc. IEDM*, Mar. 2013, pp. 421–424.
- [14] F. Lukeš, "Oxidation of Si and GaAs in air at room temperature," Surf. Sci., vol. 30, no. 1, pp. 91–100, 1972.